

Pot 2013

Hardware Manual

Dec. #MAR-32-R4-072254

THE REAL AS PROPERTY

CONFIDENTIAL

PROPERTY OF SEGA

History May 11, 1990 Introduction, Sections 1 = 34, 62, 63 . Total 64 pages

May 25, 2994) Sections 3-5, 4.1 – 4.4, 6.1, additions. Total 99 pages

 not created (chapter 5 Usage Examples) (May 25, 1990)

 Introduction, Chapters 1 and 2 Title change (Chapter 2) "32x Features" -\*Configure

 Overview, Detail of feetures, page In and after charges 3 May 30, 1990

· Improved structure of Che President Version 3 "SH2 Mer

# Introduction This method is pipiles to the development of game software and explains power up bosser 7337 hashiver functions for the MEGA Drive.

Manual Configuration

This manual is composed of the following chapters

Chapter 1 Introduction to the S2X Introduces the main function of the 37X

Chapter 2 Configuration
Explains the handware configuration and purpose of well-

Explains the hardware configuration and purpose of each part
Chapter 3 Periotics
S1 Mapping
Evaluate the layout on CPU address space of each bardware part

Registers Explained the meanings of registers and buffer complete sequence and add also see values
 VUP
 Explained furnishing of the Contacting Server that, character over Explained Functions as strong data Contacting Server that, character over

and PMM
Describes the FWM socied source and the PCM data play method.

35 SS2

35 SEQ. Explains the main CPU features and as communication with the MECA Drive Chapter 4 Accounting the 20x Back.

Figures should make only a feature that can be account from each CPU. for

method of values angule systemity, and accountings:

Chapter 5 Miscellageous

31 foot 8004.

Explains operature from when the power is turned on until executing the

application.

52 Security

Diplants areas decided by previous uses of the cartridge ROM

53 Restrictions

S.3 Restrictions Explains customery points in creating applications

# Terminology BNC (Badward Instruction for Commeter)

This compare architecture improves performance by simplifying matruction specifications and has simplified hardware advanced a high efficiency pupulme (pamille) possume of instructions within the computer).

2 (SH7095)
At the cost of the RISC-type CPU is the Hissidu ongssal insonocomputer is a \$2 by, directe and cische microcor.

Code
The cache is composered y usual use high-speed namely glasted between the least sure
low-speed necessive and the COU. When date of the address live accorded by the COU
as several the Occode normany, it is merited on a cache high and below as the date contraction of the COU con to operated at high speeds. When didentified in the secondcontract, the COU con to operated at high speeds. When didentified in the low considerable
when the contract of the COU contract of the COU.

The COURT of the Occupancy of of the Occupan

SDRAM (Syndromeous Dynamic Rendom Access Memory)
The SDRAM differs from the typical DRAM distincts two lane address is held internally unco. This is independently syndromeous third cick, and transfers continuously increase from the internal DRAM on retain

ISP (Denet Signal Processor)
Signal Processor continuing a high speculativide:

IRMA (Direct Memory Access)
Transless data directly between the infectory and purisherships as (I/O) or between

instance data circuity obsteem per measure and people against acts (if the description instances without ground manager (the CPU) up finding adjacent by the DBAA controller (DBAAC) (DBAAC).

(DBAAC) (DBAAC)

set too or to applying your settle or our or opposing at the topics coupus operation or a buffer register beginder memory. Master / Slave Refers to the protony under of use authorization of a bus to which more than one process are connected. Master which a normal has authorization and their obtains permasion of the meater end them to a undermaters and on a tental process.

Chapter 1 Introduction to 32X

Dispar 2 Carlesanton 23 NX Book Diagram 2.2 About the SEX Black

MECA Deve I/F Component SEX Carridos Component .... SH2 Component

Color Prierre Camponent PWM Component Chaper 5 Furctores 31 Mecong

MEGA Dese Messey Map ..... SIG Memory Map 32 Registers Sustem Registers .... VDP Reguests ADS. Doular Made

Davier Color Made Facked Pool Made Tran Langth Mode

VCC Enginer I 34 7WM..... Cycle and Pulse Width Settings

55 502 Code THAT

68005-SRS Constituted town



Chapter 1

# 1.1 Introduction to 32X

New Screen Offered

The TDX is a processin booster installed in the MECA Descriptional of This wide a bitmap screen of up to 32,766 simultaneous colors and stereo sound source that plans PCM data to the emphase and sound of the resisting MEGA Date. Two 10 has RESC CPUs are recurred for sterling screen graphics processing.

- Frame buffer 1 Mbst DRAM x 2 (alternating draw/display) Macrosom 32,768 colons, bettoap format 3 mode data format Direct color / Parked Poul / Ren Leneth
  - \* Scroll by hardware, no sprites exist
- New Science Official
  - Stereo sound source that plays PCM data D/A convenion by a PWM modulation.(
  - Two SH2 chire for the man CPU 32-bit RDC chip with built-in process

  - 4 Kints Cache memory flysic way 2 Mbst SDRAM (many memoral, in
- Development Language



# 2.1 32X Block Diagram

32X is made up of the following parts (see Figure 2.1).

MEGA Drive 1/F Component (I/F dup busit-ur)
 32X Complee

32X Carrindge
 SH2 Comment

· SDRAM (2 Mbr)

· Friene Buffer (1 Mbit X 2)

VDP Component
 Color Palette Component (VDP chap built-in)

Color Palette Component (VDP chap built-in)
 PWM Component (I/F chip built-in)

These handware resources (excluding the SH2 and SDBAAL components) continued by 324 and directly compiled by the MEGA Diese 60:00 CFU. The ROM certified can be read from both the MEGA Diese and SCI, 'Burgas and sound made by SIX are combined with strugges and sound made by SIX are combined with strugges and sound made by the MEGA Drave



Figure 2.1 SSS Blook Diagram

# 2.2 About the 32X Rinck

The role and features of each 32% block shown as section 2.1 as explained below. See

MEGA Drive UF Component

This is no sensitive connecting the 50X to the MEGA Drive. The 32X bandware recourse (everbare second, and communication with SHP) and correction DOM: and

mapped through the MEGA Deve I/F in the MEGA Drive main CPU (68000) as-

32X Cartridge Component

The content of the ROM cartridge metalled in the 22X cartridge slot (Wiles med from

both the 32X CPU 5H2 side and the MRGA Drive sole 66000 (and 250). less. SH2 has omenty when conflict between the bro souls

8H2 Component

There are two SM2 chaps as main CPUs properted in the MX, and the carmino 8CM is connected with 30% hardware manuscus (graphics, search and communication to

68000) on a common bus. The 2 SH2 units are boud to disquaster and state by peckaged conditions, the narmal master greakes softenessed and slave gets has sufficinguition after obtaining permission of the master as the time of last access MEGA Drive hardware carnet map in SH2 address space. Consequently, MEGA, Drive information is indirectly received by overarranating with the 8000. The 12X

has a control reporter that assus interrupts from \$600 to \$50, \$700 to make that can send data services from the 66000 to the DMA built-in the SHO, and attractor that is able to read and write home business \$5000 and \$500 was read-limit a posterior



## SDRAM Compon

DIAMO LORGOLIST.

THE SIZ has 2 MISS A STRAM (synchronous DRAM) as is main memory for the IDE SIZ has 2 MISS A STRAM (synchronous DRAM) as is main memory for the IDE SIZ has been seen to IDE SIZ h

Frame Butter Component

Memory features the display contents of one period the color display is called a funde battle. For one second, the display display makes in order does not fusion in Vi-Blank treated extract the attention. Therefore, the real or among all a term across in 202 and a rectified to use to adarmately an order the color of a update across and display screen. The frame builts performs give see both appropriate makes only the across Data and Despise.

VDP Component

200 VID-holds the four-holfer as a control former had commit the display of the orbit display. This across combines MEIGA by the well it is, need it, and sprine as on surem as the freezic e-bod. The following drive profess can be selected from data formal in the frame belier.

Due direct color grade allocates such of 1 share to 1 greet on the screen of which 15 ten is used and includes any other proper \$2,700 color.

Packed Final Refer.

The secked final trade advantages according to \$1 ten in \$1 te

addened on the color processymentered later and springerly addened fine Length Acids. The call Implication of the Color of the Color

# Color Palette Component

The color palette is a 256 word RAM block. When in the packed asset most or man longth mode, posel data in the frame buffer selects colors (156 colors from annual

The color selection format is the sums whether selecting per frame buffer in the direct color mode, or per color palette in the run-length made. One color is \$6.000. of which 15 lives are used, and any oaker can be selected from 32,786 colors. The color are displayed opposite to the MECA Drive screen. For example, when US screens are combaned in the man as a single scroll A. acroll E. and sprate screen only

# PWN Composent

TWM (Tube Width Medicianor) replaces sumpling date with the pulse width and cultures the police worlds. Microspet is through an integrated dispair the light bade can be controlled by the pulse width. The 12X can represent apparents (PCM) wave data

Chapter 3 Function

> Chapter J. Donor Magang MCDR Dave Manu-INC Manage Mag Registers

per Repairs
P Pagasers
proy Milos
a Table Forms
only

Propty Dreet Gotor Heeds a Proper Magazhada Paul Langit Made RLL Foreton Chia h Used by the 2 History and Docory

VOR Plegater Latch Timing 3.4 PMM Sound Source Fundame of 30X PAM Dreaming West From Data Dyck and Pulse Width Set 3.5 Set Minister and Pulse Width Set 3.5 Set Minister and Pulse Width Set 3.5 Set Minister and Pulse Width Set

Name and Save Cashe Puge DMA Nester Save Communication

.....

PROPERTY OF SEGA

CONFIDENTIAL

MODELLI OF SE

# 3.1 Mapping

The 32X hardware can be controlled from both the main CPU SH2 and MEGA Drov 68000. As stand in the last chapter, the layout of each block in the address space of both CPUs is explained here.

# MEGA Drive Memory Map

In samp the DXX, the exchance moved prosporm provided by DBCA is failed not not include BCA and ATA of mome and pagead by the reset sector. To map the DXX is 68000 indices specify the propping sets the ACBN indices enable it is 1. introduces the hardware, and assumes the specification. The Egypte below shows the SADD indices space reversely that the power as tumord on said the exist programs executed.



Figure 3.1 MSGA Other Microry Map

## ROM Assess When Using the 255

The 68000 vector area (0000001) - 00000110 is assigned by the custom builton SCOM Boracus the ROM contents are 008000001 008000011, cossconOLU,... After 8000001 (200H of the careadge 800M, 6-byte (LND conseareds are accuraged area a terms

Only when the SV (ROM to VRAM DMA) he to I to at assigned by the cartridge ROM to (DDE) - JEFFFFH ROM occurs from the SH2 at this more wasts used 65000.

where the RV bit is 0.

When the RV bit is 0 across is from 800000H - 90707FH to the central go RCM 800000H - 90707FH to the central go RCM 800000H - 90707FH to the central go RCM

SECOND - SEPERFFH is allocated by having \$0,0000H - COTTETRIG (4 MBs); et the contrade ROUM is \$0,0000H - UPPEFFH is contridge area of 32 MBs as divided leve 4 basts and accessed by the back set region; Notweethe 68000 and SEQ are accessed at the sums taxe, the SHQ hastipageny, Other-

Fiven the 8000 and SRI are accessed at the sums ture, the SRI has property. Otherwise access or grazzed on a hint came, first served beam the second access waith until the first poyon.

When the 80000 and SRI access the name area at the same losse, the SRI has primter.

Otherwise access is greated on a first come, first served beautiful second access with second access with second access with second access with second first served beautiful first in over the MEGA Dave has a bank set register (ALSPEH, #ADSEPT out immediated).

addresses) for coping with a certridge ROM that exceeds 32Mfans. The RV bit should be set to "1" beforehand when accessing here.

# Access to the 20X WOF The PM (VDF access authorization) but must be 0 before the Mesa Divise on access.

the Mara Insure brailer, overwise images. VDP Propiler or color palents. When the bein a made are underheed and wrates are ignored. Caker palents access in words only northytos.

This faints brailer, overwrite image, VDP receiver, and other country can be averaged.

The fame higher overwrite crass. VPN propiets, and mike paints on he accessed from the MDGA Drive safe early what the DM (VDP occess authorization) his is it. When this horse is created and which need and written the ignored Color palette occess is in social only not a lower bound only not a lower bound only.

### SH2 Memory Man.

The 2DN has two SRL draps monemed to a constant has Consequently, memory maps of the two deeps shown on Exposit D and the same The SRL has a relative maps of the two deeps shown on Exposit D and the same of the SRL has a relative make a memory for somewing the speed of command and draw accessing. Access of sites and on the accessiod by two made is considered by read and indicated in the consequence of the sacration and the accession of the sacration and the consequence is to do not the accession of the contract of the sacration as the accession of the contract of the sacration and sacration of the sacration and the sacration of the sacration and the sacration of the sacration and the sacration of the sacration of the sacration of the sacration of the sacratic sacration of the s



Figure 1.2 1913 Harnery Map

32X Hortper Manual

PROPERTY OF SEGA

Cache stamore is memory used for supply supplying commends operands and done to the CPU. The 32X accesses the cache after commands and data are involved in catch occurs as performed. The 32X system register and VDP register among others must be cache-dispugh accessed because values through the VDF or other CPU and stricted and the contents of the cache our no longer be oursered

Critir when the RV (ROM to VRAM DMA) betto 0 can SRQ be received to the cantrades RAM When the RV his is 1 and if accresses from SHI to the control or ROM ... wast occurs until 66000 replaces the RV by with 0. The RV by from SH2 can nely

# NEW YOR ASSESSED.

Only when the FM (VDP access authorization) life is 1 can the frame having percwere images. VDP register, and color pelette access from the SHZaide. When the PM bit is 0, read is undefined and write is ignored. The color falette fall access refu

The frame batter and everwrite arage have 4 word write EDO and can write in 3 clock cycles. Prec clock cycles are musered when or



# 3.2 Registers

32X registers are classified as shown below. Meanings of the address and set value of each register are also shown

22 X Sustain Receive

Marruel control for SH2 bours Warrupt for 842 VRES premier dear register

PWM mengs dear receive

Transport data to SHR DMAC n atom formerouse artistico SE to SH DREQ Source Address regards: **VEGAGINE SER** 

received by DMAKE of SHE Main SK CRED Source Address register

SEGATV regeler (A to SH DRED Langth register

makers disease directors and 6000 Complementing not regarded

Control of PWW Sound Source PARK Cornel register 40 ers or Patie Source Source PVM CURIC NODE It chipulse width it

VDP regions Display mode salegion Freme buder aware Prieme buffer compor register

ean ann. Borean shell control register

Osta fil for home guiter Auto Fill Length regular

CONFIDENTIAL



MEGA Drive side!

(Access Type/Weet)

men by the rated program

Adveter Control Register

VDP Access Authorization D MD (rebel value) 1 1992

912 Seed Enable DIN D: Dinable

Change for all board?

Probability use of 32% enters use of 32X (pubulization by the annual

Switching access nutborization is done while wreating to the #56 but. Therefore, be AWARD fluit if writing to the Parliability done by MITCA Diston while SHZ economy VDP o switch to MEGA Davie

30% Hardware Normal

PROPERTY OF SEGA



Transfere Date to SRE DIRAC DREQ Control Regulary (Acress | Rose (Weet) 81 15 14 19 12 11 12 2 Bandon 1 1 4 2 2 NO See Part Only AWARD AND SECOND SEC Full DMAPRO NO. Can write NO OPERATION (unbsi value) The SN2 and common access the ROM when RV =1 (When doing ROM to VRAM DMA, he sure that RV=1) Whats until RV table becomes (FRV=1) before accessors eas | Node CPU Mor TREVIOU GO IN The internal system starts over- 68K TO SH DREQ Source Adds Av 15 14 12 30r Secruse the DREDG does not use this distallnothing needs to be set at the time of CPU WILL





| State | State | Carriage | State | To Register | State | State | To Register | State | State | To Register | To Register

ROM (seeke) value:
 TORAM

This is a SECATV exclusive register, use of this life with other applications is

Communication in Both Directions with SHII



So . A

SSX (Synthesis Metros)

PAN Spand Rearts Contro THE - O PAIN trees accorded emerged KTP DRDQ I occurrence exists (SP2 ride ands) O OPP (gratal volum) Both compatible set to Life or Role Carde Respotes ma 15 14 12 15 11 15 5 1 7 The base clock from serges of the cycle registers are too NTSC at 23 00 MS4s and Fig.1 or that SOTs (set value a Se

NISC or 22 CO MeE and 1 set Are 2006 MCHz (not value in Schip) frechmen the cy NISC Stee, 102.2 in (Mea) — PML Style in (224 pMea) Die cycle counter does not open service when both Lish and it chars off.





PROFESTY OF SEGA

[SH2 side] Interrupt Control by (040 (Access Byte/West)

H INT approval within V Road

G. H. Dell pot approved \_Cause

Commend Bar PMV sper internet make

This register is respect to the walk address. But V. H. CMD, and PMW each Desertors exclusive additions in the master rate

and the slave side. Other bill like common to both the mainter and slave sides. Piene note carefully though a "1" is written to the PM but access authorization in forced to switch to the SM2 aids even if access of VDP is in progress in the MSGA . Il Count Register (Access: Burn Work)

\* \* \* \* \* \* \* \* \* \* \* \* \* Clears V interrapt. If not cleared if

. H forement Clear Receiver

· V Interrupt Clear Register

(Access Word)

PROPERTY OF SEGA

Clears VRES interrupt (interrupt caused by pressing the MEC

M 15 16 15 12 11 10 2 8 7 8 5 6 2

Sets 2f and personness or merval. Designates by the number of lases.

. VRES Interrupt Clear Regater

84 15 14 10 12 11 10 9 8 7 6 5 4 3 2 1 3



0:500 conserver When the conserver of th





### . Points to be Aware of concurring Interrupt

(1) 22X has VHEEDY, VDY, HRYL CMDEYT, and PWMEYT, but among those only CHDOYT has poems which daller free other DY. Interrupt is enabled by the Interrupt Mask Experies COMMODIFY whether the SET virtues enabled by the Interrupt Mask Experies COMMODIFY whether the SET virtues and the Processing of the Interrupt Commonity West Report within the system anguste before the DET is memoral, the Interrupt with August.

i) VRESENT, VINT. HENT, PWMENT ENT continues to occur until each ENT is cleared

 GMDB/T BNT is regard. But when CMDBNT is enabled after CMDBNT is not accounted. CMDBNT is seven assented.

In short, when all INT occur before they are mained, she INT consistent will continue to be saved as long as that INT is nine counse. But when havenup is masked only for CMONT. BY will temporary disappers? Self, because CMONT information will be tarted as key on it is not cleaned, INT well again occur of CMONT in resident.

(2) HEN (HINT exploration by discret N Nack) weak the interrupt mask righter of SH2 is commonwhord Masse and Survi. The HINT occurrence interval is affected by the HINTs.

The whole set to the PL Coast up up to problem, as the most H Bank occurs, and he being blood to the interest occurs who H Bank in engined. Also, the internal counting promiting SIGMS is a result of the ground to the character of the problem. The set of the problem is the problem of the H Coast in special die H Coast proposer as the whole H Bank in each of the H Coast in special is not victorial. He had does not occur (common as a not located in the result of the problem of the H Coast in the set of the H Coast in the H Coast i

ex 16. When H Oward regular = 0. I is again the H Count regular during H Blank. When HR x 0. HINT occurs within the second H Black after the existing H Black is regulated. ex 31. H Count organize = 0 and H Count is set to 1 when H Black does not

octus. When HEN = 0, HENT occurs during the next H Blank. HENT occurs during the 2nd H Blank after the H Hank is negleted become the H Court register setting (value) is loaded in the internal counter when this H Blank is negleted.

Hintony Messal

Assisting the 32X Gustom Component Stand By Charge Bemore Use with system (Boot RCM). Access to this regenter from the application to possible of Peneroning MRGA Drive Data by SRC CREAC . DREIQ Cornol Register (Access Byer/Word) Franse Statler, Wires Cache Pull EMPT 18 to SH DREQ Source Address Regute See explanation of MEGA Drive side register.

PROPERTY OF SEGA

CONFIDENTIAL



PROPERTY OF SEGA

PMM Several Source Control
PROM Control Register (Access Byox/Ward)

# 

See explanation of MBGA Draw side register

This 0 – 3 set the PWM times interrupt waterval and BOM to PWM transfer cycle, interrupt occurs by cycle register set value x TM cycle. When TMF TBB contents in

On State as the cycle regioner. When TM = 0 the arterval to 16 mass the cycle register.

• Cycle Register.

Dr. 50 H 50 12 11 10 5 5 7 6 4 0 2 1 4

See explanation of MEGA Denie side regular

• List Tube Width Register

Uncome Byte/World

Section Franchise Conference Conf

See explanation of MEGA Drive side register.





See explanation of MBGA Drive side register

pet 2kg

SEE Hardtoor Mount

PROPERTY OF SEGA

# VDP Registers (Both MEGA Drive and \$M2 Common)

Popler Viole Seissies

\* Bitmap Mode Register

Swindling is always allowed but is valid from the ring line

(Access Byon/Wood)

PAL TV format 0 PAL 1 NDC

Switching is priorible celly during V Shok.

PSI Soven Proviny (ceptaned later)

0. MSGC Over his practicy (ceptane)

1. PSI has proving.

Switching in always alternal, but it wind disting to age.





# Frame Buller Switching Frame Buller Control Regular

(Access Byte/Word)

talk V Blank (VM K w 1) or when in the

make may the direct color mode, as well

MO Side III	DESCRIPTION OF THE PARTY OF THE	<del></del>
	VBLK	V Eink  Dunng daplay penod  Dunng V Eink
	HELK	O During display period 1 During Historia
	PEN	Priette Access Approval  O Access devaed  I Access accessed
	PEN	Preme Buller Accins authorization  O. Accoms appeared  1: Accord decord
	ю	Frame States Swap  1. Transfers DE,AMS on VDF ande (named wider)  1. Transfers DEAMAN VDF ande

during display, everyping it is the next VR gelf. With respect to read, the value, which indicates DRAM during it is gainly used the least VR lead, to returned. When howing swapped the Franch Safet, the such its access the Franch Safet and constructing that VRLNs for FS bit has charged.

When having performers. ELL, because the concept the Franch Safets after conference on the Parks.

re Merael

. Swapping the Frame Buffer scientists of a

SEPTY OF SECA

 Screen Shuft Control Register (Access Syle/Word) Be 15 to 12 12 11 12 0 2 7 4 5 4 WO FIG. AND HOME TO SEE THE SECOND SE SFT Screen I doubt don't brandered baset O CEF Switching to allowed at any time, but to volid from the rest long. Onto Fill for France Buller (Access Tyte/Nord) NO See A151864 Word length when filling DRAM (frame buffer) To set the value out the value for Note: The Auto Sid Seminer will be explained how Auto PG Stort Address Require De lone properties and a selection of the · Auto Fill Data Ed AD 500 ALVINO 94 5-de 20084138+ Sees data to be filled. The Pell operation began when setting this register.

3.3 VDP

32X VDP informed to as VDP hereafter) controls the color display and has two 1 Meet have buffer authors for corrol display scores. Duplay (to the display scores) is synthesized and compared contomally of a single scores (plane) from these scores and the entiring MEGA Drive scores.



Miner Henry

NOTENTE OF SEGI

Display Mede
Enables output of images that correspond to the NTSC format (Apper, USA) and the
PAL terms (Wistern Europe). When the SIX image output is not blank, the MECA.

Drive chapter mode should select a resolution that is equal to the 32X medication Table 3.1 Desplay Mode Possible Combinations NX 40 x 80 pets 1002 x 224 press) Non-stans 20 x 20 cmbs (250 a 152 model) 22 x 25 sets (256 x 224 needs

CONFIDENTIAL

PROPERTY OF SEGA

VEP Configuration
VEP in support, as shown below, from SRI address 2000-k10kH and 20000000kH.
These cost in I/O demons for the CPU. As a modit, accessing without the color palette is only a coche-through address.



The VTP regions control RAM blocks/Cest, the VTP reside, prompt, six repairs used to the VTP deplay concils when a bounced plant line in the second on the VTP repairs to the deplay concils when he possessed plant line is the Consequently, that the regions is not like setting free the deal has been the bitmap mode and severely indicators.

The color patette is RAM Linck that designated diagnay colors. A code address in possible. The best immediatorys be word accessed.

— DRAM!
Also called a many builting DRAM stores has tables and bit persons data for each line.

Mapping a dead for eather DEAM 0 or DRAM 1. This block can write in 6 bit or 30bit widths. Write speeds are all the same, but 0 centrel be written in byte access

VDP Register

Our Write prage.

Date write can also be done from this area to the firere butter. Because there is a speculation on the sector overwrite, if the apprachasing or integrations hope of date is preclaimed by word, only this part ignores overwrite and holds the outpaid value. The black can write in 8-bit or 16-bit wides. White preclaim and if he server.

value. This block can write in 6-bit or 10-bit widths. Write spends are all the but 0 cannot be written in byte access.


By swytching the PS bit, the DRAM done providedly handled by the CPU is trans-

form of the VDP and the consense are shapinged. In addition, DALAM that has been displayed in imaged rateful in the addition space, allowing the data. For instance are maintain can be displayed by a senting separately per each seeigh forms 0.700 sect, and for the period equivalent to a single traine 0.700 sect, white process can contain. First the best of the period equivalent to a single traine 0.700 sect, white process can contain. First the best for the contained First Mann. During display, even when

reason are the PS bit, the business down only in VBlank, During display even who making in the PS bit, the business down one method and VBlank occur. The PS bit when med, means the busine advanced on the current display rade. DRAW occur should take place after confirming that VBLK-1, or the PS in law Been an inched.



PROPERTY OF SEGA



PROPERTY OF SEGA

CONFIDENTIAL

Color Paiets There is one DRAMS and DRAMS common color colors to be 30X, and 0 - 255 palene code can be specified per each pasel. The figure below about the correlation with 5 bits, can be selected from arrows 32 MA colour


The color data former is 16-bit and the color for each pixel can be directly selected





Over Write image.

Allows BAM block that is physically elembrad to the DEAM area to be accessed from this area. When writing data from this area, data on the frame battler is not changed. and remains in its original state when 00th is worker in I have units



# Overnew of Display Specification

Ortolly Size	200 poseis x 224 poseis or 200 preeis x 240 plaque only the non-member mode
Drawey Delogs	37 768 color direct or 255 tolors have \$2 758 colors (solar publish)
Premi Suffer	1 Mile Children 2 (Lee Table Formut)
Onsw Mode	Direct Color Hope 116 bits 1 paint 30% open deach. Frames P new Mode (6 bits 1 paint 30% open deach. Frames P new Mode (16 bits 1 paint 30% ordered. First Length Mode (16 bits hometodas Marke calles puede, 25% of 30% open).
Fromy (Considerate) MEGA (Drue Street)	To compare MISSA CHEVE scroll A. B. and screen risk a surger screen. NC screen is approximated in the front or begin
Other Commonwealth	Supports Officer FLL of VOP note: 0




PROPERTY OF SEGA

Line Table Format

There are 256 words in the line table in the feature buffer lead. When winting an address to which coast data for each line is entered, that less is distributed. The data format following that address can well the three modes explained on the next pupe. Mode selection is set by combusing VDP register byte MI and MI





specified address

Scient whether or not to use the PRI by of the VDP register, and whether the 12% screen is to be displayed in frost of or behind the MD screen. Also, each through-his I but is added to the color date. If the PMI but is used the posel that designated the color to displayed in the side apposite of the MD actes. When the MD color code is is and when the 3DX designation blank by the VDP register each becomes resource our is both are transparent the MD background is deplayed. SEX SIGNAL Floure 3.0 Princip

## Direct Color Morte

This mode directly expresses data of each line from the pixel or the loft corner or the screen by each foreign-bet. B. G. R. (14-bit). From the stage of the frame harbor or 220.

1 Mbst = 65 Sie words = 256 words = 120 x No words and only 264 lines can be displayed. The number of lates can be increased by making




### Pecked Plani Mode

This mode indirectly expresses date of each line by individual color palene codes.

(Shirt) from pipels in the left corner of the screen.

Since two pixels are expressed by 1 word, and 1 line contains 160 woods, 1 Miles = 65,556 Words = 256 Novils = 160 x 889 Words. It is consider to have 450 horse of charles of the





Servine DME Control.

Becames of word units, address data that can be set in the line table can change the table only in 2-dat units when in the packed poel mode. As a result, use the screen shift control by (SPT) to change the dapplay position by 1-dat units for horizontal smaller.










## FILL Function

FILL Function.

Anto Fill uses three registers the start address, wood length, and file data. VDP begins the fill operation when writing to the file data register. The portion that exceeds the page border is filed from the sourced the page. Because VDP and SEC DEAM accesses conflict while executing Auto PELO a rot access from SEC.

F.E execution time = 7+3 x length (cycle).

After executing Auto PEI, DRAM should be accessed ofter emferring that VDP



govern Compactacoagni

Clock Used by the 32X
The instance clocks for NTSC and FAL used by the Magas Drave and NEX are deliferant.
The 48000 and SRES system clocks are aboven before as standards.

Next Chicago State States Capital
Reso Chicago Massar Capital Capital


Mck = 1/1mc [sec] N/SC [sec = 53.003175 [MF4:] PAL | fosc = 53.003424 [MF4:]

69000 Chess Opele Volk = 7 Mg/k, but Mg/k is the value above. SKI Clock Ovele

Scik = Vcik/3, but Vcik is the value above.




# HStenk and Display Periods



A: Mark Freind 5 Duplay Fenod

# TOP Ingener case Temps State 1 Temps Top Ingener case Temps Top Ingense Temps Top Ingener case Temps Top Ingener case Temps Top Ingener case Tem







# 3.4 PWM

# PWM Sound Source

92X corputs a 2 ch palse wave as a sound source. The integrated wave form converts the palse width to wave height. A variety of sounds can be produced by continuously changing the pulse width.




Figure 3.19 Point Wave and its integrated Wave Form

# accessed from the 68000 or 780

There are five registers within the SYS REG area for controlling PWM of the 32X face section 3.21 It is possible to access from both the SPIZ and the Mercy Dence, Spinor any regular can be accessed in hytes, the Mega Drive side can switch banks and be



32X PWM has the following francisors \* Timer interrupe for \$547. Can output the same seemal as a true

- Sampling Rate (malous) as 3 steen FIROS
- Creating Wave Form Date

Supplied as a Mars sound development tool, the waveform data can be played back by the SIX PWM and converge AIFF (Audio Interchance Pile Format) uses of the



Cycle and Pulse Width Settings The cycle register obtains the required surgeting rate with the set value - 1 as a multiple of the base clock cycle. When the set value = 0 the cycle is at a maximum

(4095 times the base clock cycle). When the set value = 1 to times the base clock cycle) PWM will no longer operate and should not be on When 1047 as set in the code presses, for example, the hour clock for NTSC is 20 to After and the sampling rate in

23.01 x 10<sup>6</sup> - 12547 - 11 + 22 x 10<sup>2</sup> - 22 (988)

in the pulse width regator, the height of axaiple points juddings the mecanism regative value of the amplitude are written successively. Because the set value - 1 m

the betath, when I is set, the missimum negative poses of the amplitude is 6, and when 0 is set, the manufacture positive positive the applification is 40%. The pulse width register is a 3-step HFO. The gube width is refreshed per each sensoire cycle. When RFO is empty, the previous pulse width is held. Immediate



# 3.5 SH2 SH2 in a RESC (Reduced Instruction Set Computer) type processor. As with other RESC type processors, at has the following features due to its high speed distinction

emplormentation.

Program (application program) run-time is expressed by the product of the following time elements. C.T. and I

Program run time = C x T x I C cycle rumber / command, T cycle time (dock sound).

C cycle number / commend, T cycle time (clock speed if mitroction number / tisk

RISC type processor executes instructions at high apoind by including  $\boldsymbol{C}$  and  $\boldsymbol{T}$ 

Cycle number is reduced per instruction

The conventenced CISC (Complex Instruction Set Consequent) purceasor in sizes a complex subtraction of the prices programs (programs from prices over stemal transferances). The decodings and reserved in complex and formulae reserved complex control complex and formulae reserved complex programs on needed, SEC (SEPSE) has a complex interesting softwart high-speeds by wind (age). Entitle by 5° stem perplace control "subtraction control complex control "subtraction control complex control "subtraction control contro

were upor current y 5 map popular current inspiration execution, one instruction is executed at I cyc. II system clock cycle. J 2011 Spt is person term. G.5-mi cuternish by parallel execution of each stage or shown in the Hyper 322 matrixtion. I "WF", matrix then 2 "MA", matrix tion 3 "DF" assistances 4 "D", and matrixtion 5."



Time

INTERDEDITIAT



Reduced Cycle Two (Increased Clock Speed)
Instruction Companies can be made Reset if the clock speed of the processor is cocrossed, but a gap to crossed between man opening access times, a water state to
produced in the processor, and the criticars cycle states for one protrumen sucrosses in order or bill in the difference. SIC has bothler of RDyre coche memory
has clock discover scores states for the companied to the man nessory. Write does



When data accound by the CPU is stored in the cache memory, it is called cache test, and when not stored in the cache memory is called each relias. For eache miss, a part of the connects of the cache memory is replaced.



# Magter and Slave Two SHE units are sucknessed on a common esternal bus in the EZX. SURAM and XXX

the (but arbitration) conflicts of the bus. One side, the Master made, releases the bus. only when bus authorization is requested from the outside with his authorization under normal conditions. The other side, Slave mode, does not have but authorizetion under normal conditions and requests but supportunition such time across to an In a packnered condition, two SH2 usus use fixed to the Master mode and Slave

mode according to the settings of external pera, and normally the CPI intelligets. vision by the name "Master" and "Slave."

Note: NGI is able to select a "partial alone mode" by anisoting partial space sharing with software from the Medier mode, but because the recovery outer covering stilled, packaged System performance does not double when two CPUs are used this less

double for shared parts, such as evenory or I/O, due to accessmake discovery instrumentation or bus control that decreases the conflicts is required Within 2 SH2 units, it is normal for the master to control the crystel 32X and the slave to restore the computing element useds SH2 and workingsor billy in Minister and slave hardscare based below is held separately by the SH2 while every

these cise is an common

Interrupt Clear Restates . Bit 0 -3 of the Interrupt Mark Registre (V. 14, CMD, PWM mask b

With the exception of CMD internets on service (DVTMF and DVFS him of the reterraps control register), 69000 des @ measter and slave un terms of



Cache

SHI constitute 4 Kbyte cache memory. Since this memory is accussed per 1 cycle, it is effectively executed by reducing the wait about during accesses to external chips, such as SDRAM, and minimizing constanted oxecution pipeline perhalbetion.

Geche Specifications

4-Khyte, command/data record type

64 entries a 4-way association, 16-byte line length

(Selection of 64 entries x 2 serys + 2-Mbyte RAM)

Data write is write-through type, IBU sepress algorithm
Able to select command only/data only sepress




Please 3.24 Relationship of SRQ Address Space and Cashe

Cashe Denniase in S10 is called an other-brue byte saldness, and the cache handles in S10, softens but 30 is called an other-brue byte saldness, and the cache handles saddness space from the lead (00000000H) in the cache 18 free in \$5 bytes). In addition, the saddness bit \$1 20 is called the access space specific address, but \$210 is called the



The crobe hable command/atta from the sideras stray and data dray. One data stray as way mentage in which for strain led brash, considered alone very correspond to an entry address. The sideras stray manys the will greated conditions of the held content and the try address by error, way a way as consegen the scena order CLEL salaries steen of each way by early



When reading, the address to be accused and identical entires one checked a E-6-way ways and are need from the spikel there are tog addresses that such third to way tog addresses do not match, they will be selected based upon the EAS observation after moding from off-clip interney. Compressioning entry tog address and the data are replaced and couplet the CPU upon completion.

When waiting, if tog addresses match, data in the cache to coverities, as well as contents of the memory external to the clap (write-through). If all 4-sery tog addresses do not match, they are celly stored in the memory external to the chap (off-chap memory).



Codes After Implementing BOOT ROW. The BOOT ROW mouster and slows, purges (conducted) and ended to the codes remarkably after SLEEP from the mind purpose of the Mega ended to be codes remarkably after SLEEP from the mind purpose of the Mega Down sold he have controlled. After time, fewery mode, side replaces, and command replace con the educated. In this data or loaded and sentings yiely unchanged until the application is supplemented.

Applications can be executed without finkering such these settings, but when transforming DAAs in the old feets area when cache as used, the operation can result in differences as the cache measury and natural specimenty contents, and therefore, judge becomes reconstry. Purge of all errorses, and the judge of a specific line should be differentiated in reprocess of the most.

Purge (Ceche Initialization)
Purge of all existes

If '1' is written to the CP bit of the coche control request (CCR), all cache cosmes will be purged.

Page of appetite inter

In securitive purps spaces (6000004) - Gover FEBFI, the cache address to purgs as cheet, and if white accessed, a cheejed it was a pith earner time and only knot that smitude corresponding addresses are purps. For example, when the sleve addcache is yangle because contemns of the major and 60000644 address are replaced, write access as performed in the 40000046 address life the above CO.



DMA
SMS contains a 2 channel DMA. If transfer request is set to auto request and is


STAL contains a 2 channel DMA. It frameliar request a set to Auto request and is within the STE address space, transfer between memories can be performed (ar generation mode the DMA).

When transfer request is done by an external request (DSEQ), DMA transfer on done by the dual address mode for:

• channel of the DIO to SID-side RAM.

• channel of the DIO to SID-side RAM.

chiered Orices FBO to SRD-side RAM;
 channel I FWM Sound source pulse width register
 DMA treatment can be done by the dual address mode. External requires should used by the orige tragger.



DMA transfer from the Niliga Drive to 2011 is done through the FIFO peckaged XX. If data is not to the FIFO from the Maga Drive, transfer request (DIREA 9) occurs for the DMA of SRIC. In the SRIC side, DMA channel 0 is set on external in quest and FIFO in specified and transferred to the source address. This sets data to FIFO from the Maga Drive side.

CPU Write as the method of writing to FUPO by 68000 directly for each word. A time, if the Full hat of the DRDQ control register as 0 write as possible and if Full I then it to FEFO Full.





ster-Stave Communication

When communicating for coordination between the master and slave, it is important to know how in properly receive data and take immerga

British SEL (Feet al Communication 19). SEL bas one SEL Orbinoise I in the SEL Are master and other are consected to each other making serial concentrations possible. If what is recover interrupt in such, the region is effective in ensurer cases. It bases us that the SEEA All described between other many case to take the series of the

This is wide region file to cogetive large amount of data. Data was no be interest operation in all into 1-10 bytes in such interest of reasonable from on this policies in a state of the company of the state of the contract from the company of the state of the contract from the contract of the matter and share. An exercise that containes the collection granted from the contract of the contract o

Commission will.

Because there are no SDRAM matrictions when going it such the contratance from port, speed is comparatively repad even it feeling bit marks—through. However, large innovation of data convent be himsfled once the entire expectigitional and convention with the Mega Drive, a regist words.





Communication In the Computer Section of the Section S

When time stay foot (800) and 582, not only on the communications possible pedical impacts a financial communication for the second of the internation of the contract of the

684. As a 2 channel DMA bufforn to it. When the 32X sace channel 0 frees among the leve channels, date can be transferred from the Mays Drive safe to the SH2 and The 22X sace SUMX cream for example mode in partial to channel of and a RPU for continuously intendenting data. THY O can be dipertly written to by the 60000.



CONFIDENTIAL



Interrupt

- There are few ways an assertage can be created
- . neesure the Mess Deve once button · during vertical feedback during version reserve.
   during horizontal feedback.
- unterrupt control register write from Mega Drive
   DOM made toward
- Each interrupt in desced when written to an use maps door register by a different

Mask/enable is allowed separately by setting the interrupt mask register V. H. CMD. and PWM bits encore for the reset button. These four bets have removate requires by

The priority order when sween SH7 BH, extenses the (Road button) > (V Black) > (H Black) > (Con



32X Block Acc

# 4.1 32X Block Access by SH2

Blocks that Can Be Directly Assessed

Access from SH2, 60000, and Z80 to all 32X butler asgisters corresponds to the last below. (The  $\sqrt{2}$  mark means access from Z80 to possible)



SER Actions Space. SER devices and manages address space in the four ages from CSO to CSS, but those so so read for a appeal awareness that a program has four areas. The system is designed so that a minutum or which the area boundary to coccided and must be contravauly accepted a not created. The moreoid device an in the heavily areas.

Cerin-through Access
Syntem and VDP registers must be accessed by cache-through. Although system
design also allows access by cache, because there is no guarantee that data of an

design elso allows account for account of care-bridge. Although system the design elso allows account for acche because there is no guarantee that date of an external device or register which could be re-written by other procusion would a spine with cache data, purge becomes necessary each tank. Therefore, eiche oim not be usoil.

When incompany the tool for the property of th

operation that follows is not government.

ROM Assess Competition

SECTION processing

SECTION processing value discovers the beginning of the issurant transition by the instruction of the factor of

When the 6800 directly accesses presenting the corresponding for the CTU, SED common and the present severe they present a few corresponding for SEO directlying a cereal based of the SEO, AM. Assembly SEO, occases 2000 their properties and the second control of th



YEP Access Commetition

#### 4.2 32X Block Access by 68000

#### Stories That Can Sa Directly Accessed

After the power is turned on, addinso space of 68000 is mapped the core as the Mega Drev user of the TaX mid-life program provided by SSGA is unstable following, the INVERCON most vector addinso, 32% an appeal at the time the resources is transferred to the application proagem, sed is untilated in an access enabled atternation for Eable 41 "TAX Buffer Register List" in section 4.1 for individual baffer segment

#### Certridge ROM Access When Using the 32X

ROM cartridge 00000H - 60000H is mapped unchanged as 6600 indires space 00000H-00000H when using the Mey Deve unit Busiden using the TZL pappag as Gone on and after 80000H when execution is likeled by application program.



# When accessing from 68000 to the VOP orginize frame busines and color polette, access weets until the FMStat Interrupt track regimen \$6,15 to 0. After an access series has orded, the FM bit became 1 and access with relations changes to SH2. Such borne for case SH2 08000 were businessed for sufficiency and the case SH2 08000 were businessed for sufficiency and the state of the sum of

and accesses. When trained, competitive can be sensited by estuming access earlier teletion to the opportune.

When the EM by Train 60000 is 0, access from St.C. is minimized by force and the opposition that is lower as not guaranteed.

#### ROW Access Competition

See "ROM Access Competition" in section 4.1.

#### 4.3 32X Block Access by 280

Slocks That Can Be Directly Accessed

280 is loaded as the Mega Drive sound CPU. Even when 32X is mapping in the (8000 address space, 6000 increasy area can access such \$0000 by weathing bender

SHOULD ADDRESS SHOWN OF CHETTENY AREA COST ACCUSE BALLD BALLDES BY OWNERCOMING THESE. SIMILAR TO WHEN USING the MERCH DEVICE MIRE. See Table 4.2 "32X Buffers Register Light in section 4.1 for cache should buffer ougstates.

Georganish on With Other CPUIs.

Access competition to the 32X block of 68000 and SHI applies to both 280 and 1812

See section 6.2 for more information

Frame Buffer Access

Finance builter can be written in bytes write from both 66000 and SEED

write from both 68000 and S

),

#### 4.4 Access Timing of Each CPU to 32X Block

The firsting sequence when the CPU accesses the periphoral is called a bus cycle, and takes a maximum of 4 Clock with 68000 and 2 Clock with Sid? \* In addition, must turns is created on the CPU side due to the difference of the pempheral and operature seveds 1 West means that the minimum has evide +1 Clock to necessary in the access. A wast in received for all S2X blocks (as chases below) to access from 60000 and SEQ in response to the process contents and operation status

\* Desides promitting a West segmed from the outside, SH2 can unjust What by service the built-in has state controller, but ofter implementation boot ROM page external War is not

22X Mode and Cartridge ROM CERT / Proof / Whitely 6 west (min) - 15 was to

4942 (Erad) 1 wall (print)

 White access to the SH2 frame budge involves continuous abgrowng without in Idle Circle. When the like Circle to prompt between accress, therest access time in dustriand only by the pumber control by the life Code. (The next averagence over control A 4 word component of PIPO wheld for frame builts sensing. Thus, 5 Clock is

required if FIFO is FUldward SiClock is required if RIFO is not H.D.I. Swittient - 60mg 2 wuit (max) - 64 usec

3 west (mm) - 64 uses \* 100 country of a sec more that a west of a 1 line component display is required. (II secess to the relatin competes with the CPU and VDE a west of a 1 line component is required to the CPU side )

16 Willroll

SH2 (Read/Write) 2 wait (const) 68 K (Write) System Register SH2 (Brad / White) Boot ROM 5912 (Basel) L west (const) SERAN Ascess Time The 32X SDRAM is specialized for the "replace" in the case of the and read transfers in the 8 word burst mode, while must prove as to 12 Clock / 8 Word . A Word hand mode of read in a read operation that to ward components from the first address specified by the word a word corresponds to a single line cache, there is it he conferently it must be occurs and line data in replaced. But when the SORAMin read uncerthrough, even if the data to be read is calle a south word, the a



CHAPTER 5

Chapter 5 Contents

SEX Heritory Morael CONFIDENTIAL PROPERTY OF SEGA

#### 5.1 Boot ROM

The ROCK ROM is as SEC execution object that a loaded in 200 as REM, and as different in concern with respect to the master CPU and distinct CPU. SEC in the second of the control of the second of the control of the

#### Indel Data Load

Address SODE to SEDE of the ROM cartridge is called the user header. Shown in Figure 5.1 below are parameters of the swittel data lovel green by the format.



The score white-us is the lyes address in which the BLDM caresting field in 0. The districtant and stilling is the lyes address in which the BLDM ladd is 0. Size is districted by transfer of lyers. Require the book RDM leads the install data in long word writts, in address or rew will occur if the address is not set by the lang word book RDM and the stilling of th

Mega Drive and SH2 Synchronization

Meja Orive and SH2 Symphonization.

The Box RDA All short chart is shown in Figure 5.2. The 'content', 4, IF' inference in the figure-below wifers to communication perior on the SDA. Immediately before an application strikes, SEE moster writer in M. CRC 'Addition of 4 before and SEE above writer 'S\_CRC' to the communication perior. The May Devey note outcomes the aretist programs (See A.S. Secretary) in this time. To the abit to symphonize under Mela Divise with the second control of the second contro

The second secon



Figure 8.3 Prior Chart of Boot ROM (Muster)





22X Rentury Almed CONFIDENTIAL

PROPERTY OF SEGA

## 5.2 Security

### Initial Program The finited program performs hardware security and averations measured unon-

THE SITTED PROSPRESS PROFESSION OF THE WAY AND A STATE STATE THE APPROVED PROFESSION OF THE WAY AND A STATE STATE STATE STATE AND A STATE STATE

## Security The Install program must begin from the start of the program (address our change. The Bore ROM bufft may 22X confirms that the fertial error

valed here. When contents do not match, SIX becomes locked used seems content be done from the Maga Drive aids. So sowns that release council by done if the install processing home changed and

the rutal program is not entered from the start



#### Included in the Initial Program

A list of the Moga Drive side sample program is shown in Figure 3.4 below. The untial program (ICD, MARS PRG) appears in stakes.



resident men-routes

# S.3. Restrictions When performing SRD wate request DMA, both master interrupt and slave interrupt must be masked. If DMA is performed by both master and disserts the masket and disserts the master and disserts the performed by both master and disserts the interrupt must be masked.

seminative consists of DMA with a percentacy occurrence in the percentage of the seminative state space of the seminative consists of DMA with the percentage of TDMA of the seminative consists of the seminative

quare. VDP cannot be accessed within all innerrupt while DMA soccurring. When DMM used, data within they not happen in time. As a result, when either master or slave controls PMM, or when VDP is accessed in H interrupt, inno squeet DMA cannot be used.

3 Because the time reagand in the SMI interrupt is he recovered for other cannot be.

status of the resociation, when a high-level interrupt is implied in gloring, a lowlevel interrupt the high-level interrupt tray be recovered under gradual controllering temporate. Therefore, care in required regionless like, samings) interruptable prior in V interrupt and PWM interrupt.



- 4 When performing CPU with DMA, full bit should be checked for every loan words written. This is became the exposes to the SE2 sels DMA may be longer than the 66K access cycle, depending on the access status.
- 5 When accessing the politic at the packed yord and run length modes, access needs to be done before I just in which the PEN bit dwargs: "1" to "0" Because VDP agreets this occass interval, data can not be ensured for both write and read.

#### Precessions When Using 22X SH2 (SH7095)

- If the following operations are performed, the operation that follows can not be guaranteed.

  1. Do not use the TAS conversed with the 200.
  - Do not use the steep command in an application.
     Do not access the bus some control or 15 to 17 to 17 to 15.
  - epplication
    4. Internal reset should not be done by the "week size timer" at an application
    5. Do not access the standay control regions (FFERMIN) in anterelection.
  - In addition, the following conditions occur

    1. Do not manually error the MM:
    - 2 NMI is fixed to "El" in the XX
    - 2. Noth in those to "H" in the VX. Uters that can be used designing up the development tool also must.) 3. Small constructions in consuprate development the master and since. Securior the serial clocks also connected; it can be used market in characteristics of one sade compute and the other sade imposs.

Please make the following setting in assessments use when transferred with DMAC of SHID Transfer from DREQ FIFO to memory (channel 0 is used by external request) DMA Destruction Address Register 0 (FFFFFF64H) DMA Transfer Court Reguler 0 (FFFFFFSED) - same value as DREQ Length Register (2004/012H) DMA Chiernel Control Register 0 (1973775/CH) DMA Request/Barporne Select Control Receiver I - OTH ford DMA Operation Register (FFFFFB0H) → optional 2. Transfer (channel 1 is used by external request (pulse width register) DASA Source Askinsts Reguter 1 (FFFFFFRIH) DMA Destanation Address Register 1 (Fil 14 20004034H to 20004038H DMA Transfer Court Register 1 (FFEFE

= 3004004H - 2004008H DAA Transfer Confi Rigoret ( IFFFFFF HB 1981) - optical and the state of the state of

 Transfer (channel JO. 1 are sized by ordernal request) that memory to memory. DMA Chemid Compatification 10/1 (FFFFFECH/FFFFFECH)
 — XXXX XXID TIB (XXXIB (taxed except for X)

Other registers are optional



Pestiletions Concerning SH2 Interrupt The 32X SH2 has five types of interrupt Level 14, VRFS reterment

Level 10 H interrupt Level 8 Command interrup

Level 6 PWM unterrupt

The following nutricitions occur when using two or more types of the following interrupts shorp with interrupts through the SHD interrupt specific at the

- There should always be 1 or more enterrupt masks. Due/s use interrupts of level 15, from 1/3, level 11, level 9 level 7 and level 1.
  - 15, level 13, level 11, level 9, level 7 and level 1.

    The SH2 internal free-ran-time (FET) cannot be used waterprograms. Use the following values in the restal settings.
- Times interrupt each segment (TIII) (8H)
  Output compare segment (OCSA), 00001
  Free run times control (Sainta reguler (FFCSA) (5H)
  Times control requiser (TOCSA) (2H)
  Selected in the report of the fall on perspectation data interrupt yang decima-
- text visite may be true-recognise. I stept to the adjustment of plate program (NA) and use in this, attempt which should be it as substitute, all call he start a possess recurse. All the begaring of the aprents usafire, and which process norther and social to likely by deciding an improving the ERI states register which. When the appropriate projects include he suggest the series level at the external impropria, which the radiation is neveral to december the propriate were and find which propriet occurred.
  - Return favo i rommer without doing anything when interrupt levels 15, 13, 12, 9, 7, and 1, occur.
  - 5 Until the RTE thermand is executed after the external interrupt has been cleared, but or more cycles should be opined. Clearing esternal interrupt is done by writing to the clear register. When the RTE command is executed, 2 or more commands should be done intervaled.



H count regions Interrupt Control register Mark reventer Lich belan wadsh avgester Moso pube worth regular NTNC fermal Overwrite stange Printer access Party of centile PWM Mare form data piered by -Kich pulse worlds register SEX Merhoon Monacl PROPERTY OF SOUN CONFIDENTIAL

